BranchFactor Summary

The original posting with the fluff stripped out

Expected experience: 6–12 yrs
Management level: People management

Compensation

No salary listed for this role.

Role speciality

CAD AutomationDesign VerificationVerification Methodology

Useful technologies

C++COSMOSCXLEthernetGitLab CIJenkinsLinuxNVLinkPCIePerlPythonQuestaShellSystemVerilogTclUALinkUNIXUVMVCSXcelium

Original posting

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

TechLead– Verification Methodology / CAD / Automation Engineer

Experience - 6–12 years

Job Summary

We are looking for a Tech Lead – Verification Methodology/CAD/Automation Engineer to drive verification infrastructure, methodology, automation, and productivity across IP and SoC verification teams.

The candidate will build scalable verification frameworks, automate verification workflows, improve regression infrastructure, and partner with design verification teams to establish efficient and reusable methodologies.

Key Responsibilities

Own and drive verification methodology and infrastructure across projects.
Develop scalable frameworks for simulation, regression, coverage, debug, and verification signoff.
Build and maintain verification CAD/automation flows.
Develop automation scripts and tools using Python, Tcl, Perl, Shell, and/or C++.
Automate test generation, compilation, regression execution, result collection, coverage analysis, and reporting.
Develop infrastructure for large-scale UVM/SystemVerilog verification environments.
Improve simulation and regression turnaround time through parallelization and optimization.
Integrate simulation, lint, CDC/RDC, formal, coverage, and other verification tools into common workflows.
Develop dashboards and metrics for verification quality, coverage, regression health, and project status.

More openings like this

Principal EngineerAstera Labs · San Jose, California, United StatesUSD 205K–260K Solutions ArchitectAstera Labs · San Jose, California, United StatesUSD 160K–200K Field Applications EngineerAstera Labs · Taipei, Taiwan DLP EngineerCommvault · Bangalore, India See all IT, Infrastructure & Cybersecurity openings →